TASK SWITCHING SYSTEM

Patent number:

JP2217929

Publication date:

1990-08-30

Inventor:

NAGAI YASUO

Applicant:

FUJITSU LTD

Classification:

- international:

G06F9/46

- european:

Application number:


JP19890039559 19890220

Priority number(s):

Abstract of JP2217929

PURPOSE:To completely prevent the generation of interference between tasks and to improve reliability by allocating a specific address space area to a data area in each task and switching the data areas in each switching of tasks.

CONSTITUTION: Task data areas 141 to 14N are fixedly allocated to a part of the address space of a microprocessor (MCPU) 11 and a task switching mechanism 15 is connected to the MCPU 11. The areas 141 to 14N store task data corresponding to respective tasks to be executed by the MCPU 11 and are respectively independently connected to the MCPU 11. The mechanism 15 switches respective areas 141 to 14N in accordance with the address specification of the MCPU 11. In the case of constructing a multitask system in the MCPU 11, the reliability of the system can be improved by separating respective tasks.



Data supplied from the **esp@cenet** database - Worldwide

BEST AVAILABLE COPY